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Abstract 
Reliability, performance and cost are the key parameters for all PV products. The technology dominating 
the PV market until today with a market share of ~80% is the very robust and versatile double-side 
contacted silicon solar-cell. During previous years the development and manufacturing of this standard 
cell architecture has been very successful with respect to the continuous reduction of unit-cost and 
improvement in efficiency, maintaining its dominance in the PV arena despite a huge number of 
competing thick- and thin-film concepts and technologies. In this paper we present an overview about the 
ongoing development and manufacturing activities at Q-Cells, which show, that also for the next years to 
come, the continuous improvement of the standard cell architecture still has an enormous potential with 
respect to cost and efficiency and hence to €/Wp and finally €/kWh reduction. 
The main levers are the optimization of optical and electrical front side properties and the successful 
transfer of low cost backside passivation and metallization concepts from the R&D lab into pilot- and 
finally high volume production. We applied these well known concepts to our 6” p-type standard mono- 
and multi-crystalline wafers including umg-Si.  
The results, achieved in our R&D Pilot Production facility at Thalheim, show stable median efficiencies 
exceeding 19% for our mono- and 18% for our multi-crystalline solar cells including umg-Si. These cells 
feature a lowly doped emitter, a fineline-printed Ag grid and a dielectric passivated rear with point 
contacts.  
Narrow efficiency distributions are achieved with help of laser marked single wafer tracking, enabling 
sophisticated equipment and process control. By applying advanced module manufacturing technologies 
to these high-efficient multi-crystalline cells we achieve module power output of >260 Wp for a standard 
60 cell module. 
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1. Introduction 
During past decades the photovoltaics (PV) industry has shown a tremendous growth, fueld by a 
variety of continuously, changing boundary conditions. Starting with the invention of the silicon solar cell 
more than fifty years ago [1], the main industrial application was energy generation for space satellites, 
which is a stable market for high performance solar-cells until today. The first oil-crisis in the 1970s kick-
started significant activities to investigate the usage of photovolatics also for wider terrestrial usage. 
Governmental funded programs mainly supported by Japan and Germany, were the reason for massive 
industrialization of PV.  
 
If we consider the history of PV volume growth, we see on average a compound annual growth rate 
(CAGR) of approx. 30% p.a. During the last 10y the growth even accelerated to ~40% p.a., mainly driven 
by advantageous business cases for PV investments due to the governmental “feed in tariff (FIT)” 
subsidiary schemes. If we assume a stable growth rate of 30% for this decade and a worldwide PV market 
of 12GWp as a starting point, the worldwide PV market will grow to 165GWp until 2020 as indicated in 
Fig. 1. In a more aggressive scenario with 40% CAGR we will have 347GWp in 2020 and with a more 
defensive approach of 20% CAGR we arrive at 74GWp in 2020.  
 
 
Fig. 1 Historcial Growth of  Worldwide PV Market [2] 
 
Main reason for the tremendous growth besides governmental subsides is the successful reduction of 
cost for PV products. PV related costs are usually measured related to Wp, indicating the specific cost 
which is needed to produce certain amount of output power. To finally determine the competitiveness of 
PV generated electricity, the overall cost calculation taking into account full levelized cost of electricity 
(LCoE in cost/kWh) seems more appropriate, since the final performance of the whole electricity 
generating system is taken into account. Fig. 2 shows the historical price development of PV for the last 
35 years. As known from many other industries the double-log scale shows the typical learning curve 
behavior of cost depending on cumulated volume produced. In case of PV the learning rate is 20%. That 
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means, that with each doubling of cumulated volume produced, the PV module costs are reduced to 80% 
of the starting value. If we consider 1975 at a starting point, the specific costs for a 200Wp module have 
been reduced by an impressive factor of 1/30 until today. Based on the observed historic trend, PV has 
one of the fastest learning rates among all forms of renewable and conventional energy generation. 
 
 
Fig. 2 Historical Price Development of PV Modules [2] 
 
 
If we want to understand the dynamics and reasons behind the tremendous cost-reduction we have to 
look into the dimensions of cost reduction, and efficiency increase. Since the LCoE is mainly determined 
by invest for a given energy output, system-cost and system-performance have to be improved to drive 
down cost/kWh produced. Fig. 3 shows the breakdown of Module €/Wp improvement into the dimensions 
of area cost reduction per module and efficiency increase. In recent years, the main contributor has been 
the successful reduction of unit cost over time. Drivers of area-cost reduction are for example: Usage of 
less production material per Wp, increased productivity of production equipment used and hence lower 
capital cost per unit produced, progress in manufacturing methodology and related economies of scale. 
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Fig. 3 Development of c-Si Module Price/Cost and Module Efficiency over Time 
 
 
2. Unit-Cost Reduction 
Figure 4 shows a calculated example for the utilization of equipment, depending on the number of 
tools used in a manufacturing workcenter. For one tool per workcenter, which is for example typical for 
today’s standard cell manufacturing lines, the utilization is in the range of 80%, depending on the amount 
of buffer being available. Reason for the low utilization is the linked production flow. The weakest link of 
the critical production chain determines the overall performance of the system. If the machine throughput 
of linked equipments is not 100% matched, the machine with the lowest performance is the critical tool. 
In case of scheduled or unscheduled downtimes of a single equipment, the linked machines can’t be used 
appropriately. 
To overcome the limitations of linked lines, equipments can be grouped into workcenters consisting of 
many machines for the same process step and the output of each of these workcenters can be distributed to 
the following process step via an automated transport system, scheduling the production flow in a way 
that the utilization of all machines is maximized. For the calculated example in Fig. 4 the workcenter 
approach with 8 equipments per workcenter shows a benefit of 15% utilization compared to the linked 
line and therefore 15% more output and hence lower related unit cost. 
 
6  Peter Wawer et al. / Energy Procedia 8 (2011) 2–8
3. Efficiency Increase 
Continuous increase of efficiency is the other cornerstone of LCoE improvement. An increase in 
efficiency and hence more electricity output per unit area, leverages almost all cost relevant parts of the 
PV system as for example: wafer cost, module material (BoM), and all other area dependent costs (e.g. 
mechanical and electrical module connectors). The principal loss mechanisms of crystalline silicon solar 
cells are well understood since many years and resulted in record lab efficiencies of up to 25% reported 
by M. Green et al. [3,4]. The never ending challenge is, to introduce the features for achieving highest 
efficiencies in a low cost manufacturing environment, to overall reduce LCoE of the PV system. 
Since the main cost driver of a PV module is still silicon, we should focus the R&D activities towards 
high efficiency concepts which are applicable to multi and mono material, giving the maximum flexibility 
for material usage. Since the majority of all PV products is based on the very versatile and robust double 
sided contacted, screen printed solar cell, it is very advantageous if the high efficiency features used are 
compatible with the majority of the installed based, e.g. the equipment used for module manufacturing. 
Looking into the main loss mechanisms of a solar cell, the resulting recombination current J0(cell) can 
be described as the sum of surface, backside and volume loss contributions: 
 
J0(cell) = J0(front) + J0(bulk) + J0(rear). 
 
For a standard screen printed solar-cell typical losses for each contributor considered are in the range 
of ~500fA/cm², generating an overall J0(cell)  1500fA/cm² which limits the implied Voc of the cell 
around 610mV. By engineering the emitter doping profile, improving the front surface passivation and 
reducing the finger-grid shading J0(front) can be reduced to  300fA/cm². Together with an improved 
 
Fig. 4 Utilization of production equipment depending on the number of tools per workcenter 
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back-surface field due to paste and layout optimization of the backside the overall J0(cell) can be 
significantly reduced to < 1500fA/cm², enabling an implied Voc of  t620mV.  
Applying all optimizations mentioned above in an appropriate manner on standard production material 
enables solar cell efficiencies of above 17% for polycrystalline and 18% for monocrystalline material.  
To overcome the limitations of standard aluminium back-surface field (BSF) cells the next obvious 
improvement step is the introduction of a dielectric passivated rear (DPR) as known from PERC or PERL 
concepts [3,4]. Improving the backside passivation with a dielectric layer also enables the improvement 
of the optical properties of the silicon solar cell: With proper adjustment of the layer thickness, it acts as 
optical mirror which increases the absorption probability in the red wavelength region and increases the 
short circuit current which additionally boosts the Voc and the overall cell performance. Depending on 
the resistivity of the bulk material and the contact resistance of the local contacts, the ratio between 
contacted- and passivated area of the backside can be optimized. For our industrial scale mono- and 
multicrystalline solar cells we optimized the cell design that the resulting fill-factor (FF) is typically close 
to 78% and hence about 1% lower compared to the standard BSF cell. Fig. 5 shows simulated efficiencies 
depending on the various improvement steps described above and the related J0(cell)/Voc. 
 
 
Fig. 5 Simulated efficiencies improving J0(cell) via front- bulk- and rearside optimization.  
 
For standard 6” umg-, poly- and mono material the dielectric passivated rear achieves a Voc of up to 
650mV and efficiencies of up to 18,5% for poly and 19,2% for mono material (after degradation) as 
shown in Tab. 1 below: 
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Table 1 Performance parameters of the best 6” cells manufactured from umg-, poly- and mono material 
 
 
 
 
 
 
 
 
Within the R&D pilotline at Q-Cells high efficient DPR cells are manufactured on a weekly basis and 
typically achieve efficiencies of around 18% (poly). By assembling a standard 60 cell module out of those 
cells, we were able to achieve a record module power output of 268Wp and a related aperture area 
efficiency of 17,8%. Given cell and module performance data were independently confirmed by 
Fraunhofer ISE and ESTI. 
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Format 6” Umg Poly CZ Mono 
Voc (mV) 650 647 644 
Isc (mA/cm2) 36,5 36,8 38,4 
FF (%) 77,2 77,4 77,9 
K (%) 18,35 18,45 19,2 
